			ATTY DOCKET NO						
Form PTO 1449 (Modified)		U.S. DEPARTMENT PATENT AND TRAI	OF COMMERCE DEMARK OFFICE	ATTY DOCKET NO.		SERIAL NO.  New Application			
				244838US2S   New Application   APPLICANT				<i>7</i> 11	
LIST OF	DEEEG	RENCES CITED BY AF	PLICANT	Takashi YAMADA, et al.					
2131 01		CHOCO OFFED OFF	. 2.0						
				FILING DATE  Herewith		GROOF			
			<del></del>	U.S. PATENT DOCUMENTS					
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS			LING DATE PPROPRIATE	
Ci/	AA	6,531,754	03/11/03	Hajime NAGANO, et al.					
an	AB	6,630,714	10/07/03	Tsutomu SATO, et al.					
	AC								
	AD				,				
	ΑE								
	AF								
	AG		/	<b>1</b>					
	AH								
	Al								
	AJ								
	AK								
	AL								
	· · · ·	<u> </u>	FC	DREIGN PATENT DOCUMENTS					
		DOCUMENT NUMBER	DATE	COUNTRY		TRANSLATION YES NO			
a	AM	10-303385	11/13/98	Japan		<u> </u>		×	
w	AN	8-316431	11/29/96	Japan				x	
co	AO	7-106434	04/21/95	Japan				×	
or	AP	11-238860	08/31/99	Japan		<u> </u>		x	
ca	AQ	2000-91534	03/31/00	Japan				×	
CI	AR	2000-243944	09/08/00	Japan				×	
on	AS	8-17694	01/19/96	Japan				×	
a	AT	11-17001	01/22/99	Japan				x	
	<u>.                                    </u>			(Including Author, Title, Date, Pertiner					
a	AU	TECHNOLOGY DIG	Robert HANNON, et al., "0.25 µm Merged Bulk DRAM and SOI Logic using Patterned SOI", SYMPOSIUM ON VLSI TECHNOLOGY DIGEST OF TECHNICAL PAPERS, 2000, pgs. 66-67						
on	AV	H. L. HO, et al., "A 0.13 µm High-Performance SOI Logic Technology with Embedded DRAM for System-On-A-Chip Application", IEDM TECH. DIG., 2001, pgs. 503-506							
	AW	T. YAMADA, et al., "An Embedded DRAM Technology on SOI/Bulk Hybrid Substrate Formed with SEG Process for High- End SOC Application", SYMPOSIUM ON VLSI TECHNOLOGY DIGEST OF TECHNICAL PAPERS, 2002, pgs. 112-113							
a	AX	Hajime NAGANO, et al., "SOI/Bulk Hybrid Wafer Process Using SEG (Selective Epitaxial Growth) Technique for High-End SoC Applications", EXTENDED ABSTRACTS OF THE 2002 INTERNATIONAL CONFERENCE ON SOLID STATE							
an	ļ	DEVICES AND MAT	DEVICES AND MATERIALS, 2002, pgs. 442-443  Takashi YAMADA, et al., "An Embedded DRAM Technology in SOI for High-End SoC Application", SEMI TECHNOLOGY						
Cn	AY	SYMPOSIUM, 2002	SYMPOSIUM, 2002, pgs. 2-39-2-44 (with English Abstract)						
AZ					Additional References sheet(s) attached				
*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in									
*Examiner: conformance	Initial if e and r	reference is considere not considered. Include	ed, whether or no copy of this fo	not citation is in conformance with MPEP ( rm with next communication to applicant.	ou9; Draw	nne throug	n citatio	n a not in	